The following is a revised version of an article I wrote last month. The problem is that many EDA developers are only improving methods of hardware description. People view circuit emulation as the sole application of FPGAs instead of one of many possible applications. FPGAs are largely used to verify designs and they may possibly even end up in some embedded products.
Here I describe my involvement in these projects. FPGA technology is still a new and developing technology so there are lots of interesting aspects to study and improve including: Reconfigurable Processors An interesting use of reconfigurable technology is to use it for computing.
To a first order, the goal is to compile code into a hardware description instead of a sequence of machine instructions.
The hope is that the hardware configuration will result in a shorter processing time. This is the first time that we have had a technology that really allows us to Reconfigurable computing thesis alternatives to the typical von Neumann style of architectures.
There are hurdles to overcome before this becomes a mainstream technology. These include the fact that reconfigurable technology is inherently slower than full custom or gate array technology, so this approach may not provide speedup in all cases.
A more serious issue is that creating a good hardware description is an extremely difficult problem that will provide opportunities for many more Ph. The fact that there Reconfigurable computing thesis so many problems, also means that there are many interesting research topics.
It also means that there are many different approaches that one can take. The Berkeley Brass Research Group is a key player and maintains a good list of links to other work. Many are looking at using FPGAs as the complete solution, meaning that the complete functionality of the computation is described as hardware.
The approach that I am taking, along with some others, is to include both a programmable processor and reconfigurable hardware. This type of processor could be used in two situations: He has created a OneChip Homepage.
Application-Specific Reconfigurable Multiprocessors Now circa that FPGAs have become so large and powerful, it is possible to think of ways to use them for aspects of high-performance computing. One way to speed up computation is to use an application-specific processor ASPdefined to be a processor that does a computation by taking advantage of specific knowledge about the problem.
This typically means that custom hardware is developed. This is because VLSI development is a risky and long process, and microprocessor speeds often improve faster than it is possible to build an ASP to solve the same problem, i.
However, with modern FPGAs, the risk and time of hardware development is significantly reduced. There is also the added advantage that the designs the HDL code are generally portable.
Therefore, there are now emerging opportunities to achieve, once again, a leap in performance above software implementations on microprocessors by developing specialized hardware. This project is starting by investigating the use of FPGAs for computing the molecular dynamics MD problem as it applies to biomolecular computing.
The goal is to build a machine that, in many ways, looks like a multiprocessor, but the processing nodes are FPGAs that can be programmed to implement a particular computation.
We use the term Application-Specific Reconfigurable Multiprocessor for this class of architectures. The machine should also be significantly less complex and easier to build than currrent multiprocessors.
Only commodity parts will be used. In many ways, this project is a super Transmogrifier. The next item discusses the Transmogrifier in more detail. More details to come as the project develops.
These are machines consisting of a number of FPGAs connected so that they can be used as a reconfigurable hardware platform. A simple description of the Transmogrifier is that it is an interconnection of a number of FPGAs using programmable interconnect chips.
An important element of the TM-2 work is the design environment. The Transmogrifier-2 is accessible over the network and we have developed a protocol and C libraries that make it easy to communicate with the user circuit from a program running on a workstation somewhere on the network.
The machine is intended to be used for hardware prototyping and reconfigurable computing. Currently we are trying out some neat graphics algorithms, some image processing, and face recognition. A slide presentation is also available.
The only faster solutions use a large number of workstations coordinated over the internet distributed. After the construction of the TM-2a, we developed the next generation, the TM Having had our fill of building multi-board systems, we decided that our next system must fit on one board.
It is the M.I've been narrowing down my problem description in order to put together a proposal for my Master's Thesis. Methods for Reconfigurable Computing. There is some work to be done on the expressive powers of FPGA hardware description languages.
The problem is that many EDA developers are only improving methods of hardware description. Faculty and students perform work in the areas of speech recognition and hardware for speech processing, reconfigurable and parallel computing and microphone array research.
Current activity is focused on addressing many of the problems associated with real environments using large-aperture microphone arrays. This thesis presents the design and implementation of the Image Wavelet Compression (IWC) algorithm on Field Programmable Gate Arrays (FPGAs) by using the run-time reconfigurable custom computing machine design tool Janus.
UNIVERSITY OF CALIFORNIA, SAN DIEGO An Overview and Benchmark Study of the Starbridge Reconfigurable Computing Platform A thesis submitted in partial satisfaction of the requirements for the degree Master of Science in Computer Science by David Tamjidi Committee in charge.
IMPLEMENTATION OF GENETIC ALGORITHMS IN FPGA-BASED RECONFIGURABLE COMPUTING SYSTEMS A Thesis Presented to the Graduate School of Clemson University.
Introduction An exciting area of research in the Department of Computer Science and Engineering is that of reconfigurable attheheels.comt reconfigurable computing machines (RCMs) make use of field programmable gate arrays (FPGAs), chips that can be configured to .